Case Statement in Verilog Example