Full Case and Parallel Case in Verilog